CALL FOR PAPERS :
DEC-2018
| Submission Last Date |
:
|
30-Dec-2018
|
| Acceptance Notification
|
:
|
in 15 days
|
| Publication Date
|
:
|
in 5 days
|
FOR AUTHORS
FOR REVIEWERS
IJRET® PUBLICATIONS
DOWNLOADS
CONTACT US
NEWS & UPDATES
|
PERFORMANCE ANALYSIS OF ULTRA LOW POWER MCML BASED VCO DESIGN
Pranoti.V.Bachhav, S.D.Pable
Abstract: Power has always been a concern due to the adaptation of technology scaling. Power mitigation techniques needs to be adopted. Due to the advancement in VLSI design, the ultra low power designs have acquired a great importance. The subthreshold design has proven to be a boon for ultra low power applications. The paper explores the operation of voltage controlled oscillator design. The VCO is designed using MOS current mode logic style. Further, the performance analysis is carried out and the design is compared with the conventional current starved VCO. It is found that the VCO design provides improved phase noise margin of about -16.2dbc/Hz. The temperature and power supply sensitivity of the design has also been carried out. It is found that the supply sensitivity is reduced to 0.054GHz/V.
Keywords: Current starved; Sensitivity.
DOI: https://doi.org/10.15623/ijret.2017.0601025
|
|