CALL FOR PAPERS :
DEC-2018
| Submission Last Date |
:
|
30-Dec-2018
|
| Acceptance Notification
|
:
|
in 15 days
|
| Publication Date
|
:
|
in 5 days
|
FOR AUTHORS
FOR REVIEWERS
IJRET® PUBLICATIONS
DOWNLOADS
CONTACT US
NEWS & UPDATES
|
A STUDY ON VARIOUS STRUCTURES OF ADDERS AND TO SUGGEST A BEST CHOICE FOR LOW POWER APPLICATIONS
C.Saravanakumar, R. Arjun, A. Goutham
Abstract: The basic building blocks of the arithmetic unit in a processor are adders. These adders are responsible for performing Arithmetic operations in most of the computing systems. Addition is the base for arithmetic operations such as multiplication and the basic adder cell can be modified to function as subtractor and also can be used for division. Therefore, one bit Full Adder cell is the most important and basic block of an arithmetic unit of a system. In today’s modern electronics world, low power engineering has a good market starting from mobile phones to hand held devices. So, in this paper a study is carried out on different structures of adder by considering power as the constraint and a best choice is suggested for low power applications.
Keywords: Adders, Low Power, Microwind
DOI: https://doi.org/10.15623/ijret.2016.0516062
|
|