CALL FOR PAPERS :
DEC-2018
| Submission Last Date |
:
|
30-Dec-2018
|
| Acceptance Notification
|
:
|
in 15 days
|
| Publication Date
|
:
|
in 5 days
|
FOR AUTHORS
FOR REVIEWERS
IJRET® PUBLICATIONS
DOWNLOADS
CONTACT US
NEWS & UPDATES
|
HIERARCHICAL SCAN AND ATPG FOR TWO STAGE WRAPPER
Bhavana.N
Abstract: There are multiple scenarios where at-speed coverage over core boundaries is difficult. The idea is to resolve this problem using two stage wrapper. Generally single stage wrapper is used in the present design techniques, and is used in industries. Here two stage wrapper is used in which test coverage has been increased. Additional scan compression architecture is introduced to reduce the pattern count and test time
Keywords: Identifying Input and Output Wrapper Cells, Hierarchical Scan Insertion, Addition of Compression Logic, Increased Coverage.
DOI: https://doi.org/10.15623/ijret.2016.0507039
|
|