IJRET
  • CrossRef
  • Google Scholar
  • ischolar
  • Index Copernicus
  • IJRET
  • Alternate Text
  • IJRET
  • IJRET
  • IJRET
  • Alternate Text
  • IJRET
  • IJRET
  • IJRET
  • IJRET
  • IJRET
  • IJRET
  • IJRET
Authors will receive one hard copy of full paper, individual print certificates and digital certificates, Submit Manuscript

CALL FOR PAPERS : DEC-2018

Submission Last Date :  30-Dec-2018
Acceptance Notification :  in 15 days
Publication Date :  in 5 days
Submit Manuscript Online

FOR AUTHORS

FOR REVIEWERS

IJRET® PUBLICATIONS

DOWNLOADS

CONTACT US

NEWS & UPDATES

Call for Paper Vol-7 Iss-02 Feb-2018

IJRET invites papers from various engineering disciplines for Volume-07 Issue-02, Feb-2018.

Submit Manuscript

Published Vol-07 Iss-01 Jan-18

IJRET Volume-07 Issue-01, Jan-2018 is published now.

Browse Papers

VLSI DESIGN OF EFFICIENT ENCODING TECHNIQUE USING ROLS METHOD FOR WAVE APPLICATIONS

Banarjun S M, Pradeep M N

Abstract: The automotive industry is emerging aggressively towards the direction of advanced active safety. The automotive industry is aiming to work for the development of Dedicated Short Range Communication (DSRC) technology, for the purpose in vehicle-tovehicle and vehicle-to-roadside communication. To transmit the vehicular information and broadcast vehicle position, DSRC communication technology is adopt as bridge. This work is devoted to develop the encoding techniques for WAVE/DSRC applications. The DSRC standards generally make use of FM0 and Manchester encoding to achieve dc balance and enhancing signal reliability. Nevertheless, the diversity of coding between FM0 and Manchester codes limits the ability to design a fully utilize hardware architecture for both. The Reuse oriented logic simplification (ROLS) technique is proposed here so that the Hardware utilization rate (HUR) will reach to 100% from 57% for both encoding techniques. The proposed architecture will have less delay, area as compared to existing architecture. In this paper the architecture analyzed to reduce the number of components. Using both encodings the area, delay, and power is reduced in DSRC. The power consumption is 22132.181nW for both encoding, and area is 193µm2 . The encoding technique in this work supports the DSRC standards used by several organizations of America, Japan and Europe

Keywords: DSRC (Dedicated Short Range Communication), FM0, Manchester, VLSI

DOI: https://doi.org/10.15623/ijret.2015.0426009

Home | Publication Ethics | Privacy Policy | Terms & Conditions | Refund Policy | Feedback | Contact Us
Copyright © 2012-2018 IJRET Journal All rights reserved