CALL FOR PAPERS :
DEC-2018
| Submission Last Date |
:
|
30-Dec-2018
|
| Acceptance Notification
|
:
|
in 15 days
|
| Publication Date
|
:
|
in 5 days
|
FOR AUTHORS
FOR REVIEWERS
IJRET® PUBLICATIONS
DOWNLOADS
CONTACT US
NEWS & UPDATES
|
A FPGA IMPLEMENTATION OF DATA HIDING USING LSB MATCHING METHOD
S. Raveendra Reddy, Sakthivel S M
Abstract: Data Hiding is one of the familiar methodologies used nowadays to authenticate and resolve the copyrights of the digital data. This paper discusses the verilog based FPGA implementation of data hiding in grayscale image using the concept of the LSB Matching technique. In this verilog based data hiding process the secret digital signature is hidden in the host image then analyzed with the PSNR value and Payload capacity
Keywords: Data hiding, Least-Significant-bit matching method, Reversible, Gray Scale Image, Real Time LSB Embedding, FPGA- Implementation etc..
DOI: https://doi.org/10.15623/ijret.2015.0403034
|
|