COMPARISON OF PARALLEL SUMMATION AND WEAK INVERSION BASED LOGARITHMIC AMPLIFIER

Amrutha Paul, N.Kayalvizhi

Abstract: Logarithmic amplifier is used for reducing the dynamic range of the input signal. Logarithmic amplifier is implemented using two different techniques. One of the methods is a parallel summation based method and the other one is a weak inversion based method. In parallel summation based method the transistors are maintained in saturation whereas in weak inversion based method the transistors are maintained in weak inversion. Both methods are simulated in 50nm CMOS technology using HSPICE. Considering power, area and dynamic range weak inversion method is more efficient compared to parallel summation method

Keywords: Logarithmic amplifier, Parallel SummationLogarithmic amplifier;WeakInversion;Saturation;MOSFET

DOI: https://doi.org/10.15623/ijret.2014.0324001