CALL FOR PAPERS :
DEC-2018
| Submission Last Date |
:
|
30-Dec-2018
|
| Acceptance Notification
|
:
|
in 15 days
|
| Publication Date
|
:
|
in 5 days
|
FOR AUTHORS
FOR REVIEWERS
IJRET® PUBLICATIONS
DOWNLOADS
CONTACT US
NEWS & UPDATES
|
FPGA BASED ENCRYPTION DESIGN USING VHDL
Kumar Anubhav Tiwari, Kasturi Chakrabarty, B. Ram, Ajay Kumar Trivedi
Abstract: The job of cryptographers is quite crucial as they are responsible to keep privacy of personal information and indirectly the protection of national security. The efficient encryption method ensures the information security. Here VHDL (Very high speed integrated circuits Hardware Description Language) and FPGA (Field Programmable Gate Arrays technology) are used for highly efficient encryption design to secure the information over open network transmission. The proposed work is a composite encryption technique comprised of transposition and substitution to generate complex encipherment. The design is implemented and tested in Xilinx ISE.9.2. A final result signifies the efficiency and reliability for FPGA (SPARTAN-3) device
Keywords: VHDL, FPGA, Encryption, Xilinx ISE.9.2
DOI: https://doi.org/10.15623/ijret.2014.0322032
|
|