CALL FOR PAPERS :
DEC-2018
| Submission Last Date |
:
|
30-Dec-2018
|
| Acceptance Notification
|
:
|
in 15 days
|
| Publication Date
|
:
|
in 5 days
|
FOR AUTHORS
FOR REVIEWERS
IJRET® PUBLICATIONS
DOWNLOADS
CONTACT US
NEWS & UPDATES
|
COMPARATOR DESIGN USING FULL ADDER
Chandrahash Patel, Veena C.S
Abstract: In this paper designing of comparator is done with the help of Full adder which is an important part of ALU and basically a basic functional unit of the DSP & microprocessors. In today’s world of technology it has become very essential to develop such new design techniques which must reduce the power or area consumption. So here comparator are developed using various styles of full adder with the help of DSCH and Microwind tool with 120 and 70 nm technology.
Keywords: Arithmetic Logical Unit (ALU), Full Adder (FA), Magnitude Comparator, Speed.
DOI: https://doi.org/10.15623/ijret.2014.0307062
|
|