CALL FOR PAPERS :
DEC-2018
| Submission Last Date |
:
|
30-Dec-2018
|
| Acceptance Notification
|
:
|
in 15 days
|
| Publication Date
|
:
|
in 5 days
|
FOR AUTHORS
FOR REVIEWERS
IJRET® PUBLICATIONS
DOWNLOADS
CONTACT US
NEWS & UPDATES
|
HARDWARE SOFTWARE CO-SIMULATION OF EDGE DETECTION FOR IMAGE PROCESSING SYSTEM USING DELAY BLOCK IN XSG
Aniket A. Ingle, Vrushali G. Raut
Abstract: This paper implement an image processing algorithm applicable to Edge Detection for still image in a Xilinx FPGA using System Generator. We prefer sobel algorithm which is most reliable and gives us an efficient output. If we prefer to write HDL code for such algorithm in Xilinx FPGA then it’s too bulky and time consuming. We design this system with use of Xilinx System Generator blocks. Its tool with a high- level graphical interface under Matlab environment Its Simulink based blocks which makes it very easy to handle with respect to other software for hardware description.
Keywords: Matlab, Xilinx System Generator, FPGA, Edge detection algorithm
DOI: https://doi.org/10.15623/ijret.2014.0305101
|
|