CALL FOR PAPERS :
DEC-2018
| Submission Last Date |
:
|
30-Dec-2018
|
| Acceptance Notification
|
:
|
in 15 days
|
| Publication Date
|
:
|
in 5 days
|
FOR AUTHORS
FOR REVIEWERS
IJRET® PUBLICATIONS
DOWNLOADS
CONTACT US
NEWS & UPDATES
|
FPGA-BASED INTERFACING FOR 8-BIT AND 32-BIT ELECTRONIC DEVICES
Prateek Khurana, Rajat Arora, Monika Nagaria, Megha Sharma, Rajendra Bahadur Singh
Abstract: Most of the earlier electronic devices used buses with lesser number of bits but with the advancement in technology, devices having buses with larger number of bits are available in the market. Thus, there is an urging need to interface both these old and new technologies. In this paper, an interfacing unit has been proposed to interface the devices using buses with lower number of bits and higher number of bits. In the present work, two types of circuits are used for interfacing these devices; those have been termed as UPSIZER and DOWNSIZER circuit. Upsizer concatenates the bits generated by a lower bit device and sends it to a higher bit device. On the other hand, Downsizer divides the bits generated by higher bit devices and send it to lower bit devices.
Keywords: FPGA; Verilog; Xilinx; Interfacing Unit; Microprocessors; VLSI
DOI: https://doi.org/10.15623/ijret.2014.0305070
|
|