CALL FOR PAPERS :
DEC-2018
| Submission Last Date |
:
|
30-Dec-2018
|
| Acceptance Notification
|
:
|
in 15 days
|
| Publication Date
|
:
|
in 5 days
|
FOR AUTHORS
FOR REVIEWERS
IJRET® PUBLICATIONS
DOWNLOADS
CONTACT US
NEWS & UPDATES
|
COMPARISON OF THD REDUCTION FOR ASYMMETRICAL CASCADED H-BRIDGE INVERTER
S.Kalaivani, K.Kavinelavu, G.Jegadeeswari, S.Kanimozhi
Abstract: This paper proposes the performance of single phase seven, nine and fifteen level asymmetrical H-bridge multilevel inverter. Sinusoidal pulse width modulation technique is used for pulse generation. By comparing reference and carrier signal, we can generate the SPWM for H-bridge inverter. This proposed inverter widely used in industrial applications such as speed control of induction motor, brushless dc motor etc. This switching scheme reduces the total harmonic distortion, switching losses and increases the output level.FFT analysis and output result of inverter with R-load is discussed in this paper
Keywords: Multilevel inverter, THD, cascaded H-bridge inverter, R-load, simulation results.
DOI: https://doi.org/10.15623/ijret.2014.0305046
|
|