A REVIEW ON GLITCH REDUCTION TECHNIQUES

Vikas, Deepak

Abstract: This paper presents different techniques for reducing glitch power in digital circuits. The aim of this study is to minimize glitch power as glitch power comes under dynamic power, so that power dissipation will reduce up to some extent in digital circuits. Warren Shum et.al [2011] work shows glitch power in FPGA’s varies from 4 % to 73 % of total dynamic power having an average of 22.6 %. Warren Shum et.al [2011] and J. Lamoureux et.al [2008] motivates us to reduce glitch power in digital circuits as well as FPGA’s. Different techniques are available for reducing glitch power like gate sizing, gate freezing, multiple threshold transistors, hazard filtering, balancing path delay, by reducing switching activity etc.

Keywords: Glitch, Power dissipation, Gate sizing, Gate freezing, multiple threshold transistor, Hazard filtering, balancing path delay and switching activity.

DOI: https://doi.org/10.15623/ijret.2014.0302026