CALL FOR PAPERS :
DEC-2018
| Submission Last Date |
:
|
30-Dec-2018
|
| Acceptance Notification
|
:
|
in 15 days
|
| Publication Date
|
:
|
in 5 days
|
FOR AUTHORS
FOR REVIEWERS
IJRET® PUBLICATIONS
DOWNLOADS
CONTACT US
NEWS & UPDATES
|
AN OCTO CODING TECHNIQUE TO REDUCE ENERGY TRANSITION IN LOW POWER VLSI CIRCUITS
N.Vithyalakshmi, M.Rajaram
Abstract: System on–chip design in deep submicron technology interconnects plays an important role in overall performance of the chip. Digital circuits consists of a number of interconnected logic gates which together perform a logic operation with more input signals. When an input signal changes the change will propagates via the gates to the circuit generating energy transition The signal transition causes to charge or discharge the capacitive load of CMOS circuits will induces the power dissipation. Recently power dissipation is becoming an important constrain in a deep submicron VLSI technology. There are several methods for the reduction of dynamic power dissipation through energy transition in data buses. Among them the Novel Octo-coding method is most effective and powerful method for enhancing the behavior of on-chip data buses. This coding method is implemented and analyzed using Xilinx and Modelsim tools
Keywords: Switching activity, Hamming distance, Energy Transition, Active Power dissipation, Octo Coding
DOI: https://doi.org/10.15623/ijret.2013.0211103
|
|