IJRET
  • CrossRef
  • Google Scholar
  • ischolar
  • Index Copernicus
  • IJRET
  • Alternate Text
  • IJRET
  • IJRET
  • IJRET
  • Alternate Text
  • IJRET
  • IJRET
  • IJRET
  • IJRET
  • IJRET
  • IJRET
  • IJRET
Authors will receive one hard copy of full paper, individual print certificates and digital certificates, Submit Manuscript

CALL FOR PAPERS : DEC-2018

Submission Last Date :  30-Dec-2018
Acceptance Notification :  in 15 days
Publication Date :  in 5 days
Submit Manuscript Online

FOR AUTHORS

FOR REVIEWERS

IJRET® PUBLICATIONS

DOWNLOADS

CONTACT US

NEWS & UPDATES

Call for Paper Vol-7 Iss-02 Feb-2018

IJRET invites papers from various engineering disciplines for Volume-07 Issue-02, Feb-2018.

Submit Manuscript

Published Vol-07 Iss-01 Jan-18

IJRET Volume-07 Issue-01, Jan-2018 is published now.

Browse Papers

IMPLEMENTATION OF USB TRANSCEIVER MACROCELL INTERFACE

A.Vamshidhar Reddy, A.Laxman, L.Prakash, T.Satyanarayana

Abstract: The universal serial bus (USB) transceiver macro cell interface (UTMI) is a two wire, bi-directional serial bus interface. UTMI consists of transmitting and receiving sections, in which the transmitter of the UTMI sends data to different USB devices through D+ and D- lines whereas the receiver gets data on the same lines. UTMI is one of the important functional blocks of USB controller, which can transmit and receive data to or from USB devices. There are three functional blocks present in USB controller; those are Serial Interface Engine (SIE), UTMI and Device Specific Logic (DSL). The parallel data from SIE is taken into the transmit hold register and this data is sent to transmit shift register from where the data is converted serially. This serial data is bit stuffed to perform data transitions for clock recovery and NRZI (1) encoding. Then the encoded data is sent on to the serial bus. When the data is received on the serial bus, it is decoded, bit unstuffed and is sent to receive shift register. After the shift register is full, the Data is sent to receive hold register. This presentation reveals the FPGA implementation of UTMI transmission rate providing with USB 2.0 specifications. Further UTMI has been designed by using VHDL code and simulated, synthesized and programmed to the targeted Spartan family of FPGA in the Xilinx environment.

Keywords: INTRODUCTION, USB TRANCIEVER MACROCELL INTERFACE AND DESIGN OF HARDWARE MODEL

DOI: https://doi.org/10.15623/ijret.2012.0103016

Home | Publication Ethics | Privacy Policy | Terms & Conditions | Refund Policy | Feedback | Contact Us
Copyright © 2012-2018 IJRET Journal All rights reserved