DESIGN OF HIGH PERFORMANCE, LOW POWER MUX USING CIRCUIT LEVEL OPTIMIZATION IN CADENCE

Ambily Babu¹, D. Ane Delphin², Electa Alice Jayarani A³

¹Assistant Professor, Department of ECE, T. John Institute of Technology, Karnataka, India
²Assistant Professor, Department of ECE, T. John Institute of Technology, Karnataka, India
³Assistant Professor, Department of ECE, T. John Institute of Technology, Karnataka, India

Abstract

This paper gives an insight into the Cadence design of a high performance, low power 8:1 MUX using 180nm technology. The paper is explained in two phases. First phase gives the simulation of a Xilinx tool generated non-optimized schematic. Second phase proposes a circuit level optimization technique using data correlation to realize the same circuit. Simulation results are compared

Keywords: CMOS, Low Power, Power Reduction, Dynamic Power, Switching Activity, Data Correlation, Power Optimization, MUX

1. INTRODUCTION

High performance and low power are the two key words used by today’s VLSI designers. Circuit complexity is increasing day by day. With the increasing demands for more functionality, power reduction has become a major concern faced by the designers. The various components of power dissipation are briefed below. Power optimization techniques at circuit level - data correlation, is made use of to arrive at an optimized 8:1 mux using Cadence 180nm technology.

2. COMPONENTS OF POWER DISSIPATION

The three main components of power dissipation in a CMOS VLSI circuit are listed below.

2.1 Dynamic Power Dissipation

This kind of power dissipation occurs when a [1]switching event is involved in the circuit. Switching results in charging and discharging of parasitic capacitances.

\[ P_{\text{dynamic}} = \alpha C_L V_{dd}^2 f \]

Where \( \alpha \) = switching activity factor, \( C_L \)=load capacitance, \( V_{dd} \)=supply voltage, \( f \)= clock freq.

2.2 Static Power Dissipation

The power dissipation that occurs when the transistors are not switching or when they are in the [2]quiescent condition. It occurs due to gate oxide leakage, subthreshold leakage and reverse biased PN junction leakage.

\[ P_{\text{static}} = I_{\text{leakage}} \cdot V_{dd} \]

Where \( I_{\text{leakage}} \)=leakage current, \( V_{dd} \)= supply voltage.

2.3 Short Circuit Power Dissipation

The existence of a direct current path between \( V_{dd} \) and ground results in short circuit power dissipation in a circuit.

3. PROCESS FLOW DIAGRAM

The above block diagram gives an idea about the flow of the paper. There are two paths as given in the diagram. First path results in a Xilinx tool generated non-optimized schematic I and the second path results in a circuit level optimized schematic II phase. Both the phases are explained below.

3.1 Non Optimized Schematic Phase I

Xilinx tool acts as a platform to generate the gate level netlist of the MUX from the VHDL source code. Transistor level schematic I of the generated gate level netlist is then simulated in Cadence. Simulation results are shown below.
3.2 Optimized Schematic Phase II

Optimization can be done at different levels of design. It can be at technology level, circuit level or algorithm level. The proposed technique in this paper performs a circuit level optimization, which aims at obtaining a high performance, low power design. Data correlation[4], which is an important attribute is made use of in this technique. Identical bits are grouped together to eliminate input redundancy, thereby reducing the switching activity [5] required to perform the functionality[6]

<table>
<thead>
<tr>
<th>S2</th>
<th>S1</th>
<th>S0</th>
<th>I/P</th>
<th>O/P</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>A</td>
<td>i0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>B</td>
<td>i1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>C</td>
<td>i2</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>D</td>
<td>i3</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>E</td>
<td>i4</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>F</td>
<td>i5</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>G</td>
<td>i6</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>H</td>
<td>i7</td>
</tr>
</tbody>
</table>

Fig - 3: Optimization done in MUX truth table

The entire truth table of the 8:1 MUX is divided into four blocks, applying data correlation technique. S2 and S1 bits remaining same, only S0 is changing in each block. The block schematic of all the four blocks are given below.
i1,i3,i5 and i7 outputs from the above four blocks results in a new block X0.i0,i2,i4 and i8 from the above explained blocks generates block X1. Block schematic of X0 and X1 are given below.

![Fig -8: X0 block schematic](image)

![Fig -9: X1 block schematic](image)

X0 and X1 blocks OR ed together results in the final optimized schematic II. Simulation waveform and schematics are included.

![Fig -10: Optimized schematic II](image)

4. RESULTS

4.1 Power REPORTS

![Fig -12: Schematic I power](image)

![Fig -13: Schematic II power](image)

From the power simulation results in Cadence, 
\[ P_{\text{schematic I}} \cdot P_{\text{schematic II}} = 305 \mu W. \]
4.2 Delay Reports

<table>
<thead>
<tr>
<th>( \tau_{PLH} (\text{ns}) )</th>
<th>( \tau_{PHL}(\text{ns}) )</th>
<th>( \tau = (\tau_{PLH} + \tau_{PHL}) ) (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.275</td>
<td>0.378</td>
<td>0.653</td>
</tr>
</tbody>
</table>

Fig -14: Schematic I delay

<table>
<thead>
<tr>
<th>( \tau_{PLH} (\text{ns}) )</th>
<th>( \tau_{PHL}(\text{ns}) )</th>
<th>( \tau = (\tau_{PLH} + \tau_{PHL}) ) (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.271</td>
<td>0.134</td>
<td>0.605</td>
</tr>
</tbody>
</table>

Fig -15: Schematic II delay

\[ Delay_{\text{schematic I}} - Delay_{\text{schematic II}} = 248 \text{ps}. \]

4.2 Transistor count

<table>
<thead>
<tr>
<th>Schematic</th>
<th>Number of transistors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-optimized schematic</td>
<td>136</td>
</tr>
<tr>
<td>Optimized schematic</td>
<td>90</td>
</tr>
</tbody>
</table>

Fig -16: Transistor count comparison

4. CONCLUSION

The paper details the sources of power dissipation and the need for power reduction in CMOS VLSI circuit. The proposed circuit of a MUX using data correlation which is a circuit level optimization technique was successfully designed in Cadence. The optimized mux, used as part of a huge VLSI circuit will bring down the total power dissipation by a large factor. Simulation results of the non-optimized and optimized circuits are compared.

REFERENCES


BIOGRAPHIES

Ambily Babu is currently working as Assistant Professor, Electronics and Communication Department in T.John Institute of Technology, Karnataka, India. She has 3 years of teaching experience. Her area of interest is low power VLSI.

Electa Alice Jayarani.A is currently working as Assistant Professor, Electronics and Communication Department in T.John Institute of Technology, Karnataka, India. She is doing her research in audio watermarking.

D. Ane Delphin is an Assistant Professor in the Department of ECE at T. John Institute of Technology. She has 5 years of teaching experience. She is currently pursuing her Ph. D. in VIT University, Vellore. Her areas of interest are VLSI design and Image Processing.