

DESIGN OF A 5 PORT ROUTER FOR NOC USING VERILOG

Somashekhar¹, Rekha S²

¹Department of E&CE, M.Tech in VLSI Design & Embedded System, Appa Institute of Engineering & Technology, Gulbarga, Karnataka, India

²Assistant Professor, Department of E&CE, M.Tech in VLSI Design & Embedded System, Appa Institute of Engineering & Technology, Gulbarga, Karnataka, India

Abstract

Multiprocessor system on chip is emerging as a new trend for System on chip design but the wire and power design constraints are forcing adoption of new design methodologies. Researchers pursued a scalable solution to this problem i.e. Network on Chip (NOC). Network on chip architecture better supports the integration of SOC consists of on chip packet switched network. The proposed design of router is simulated and synthesized in Xilinx ISE 9.2i and the source code is written in Verilog.

Keywords: Network on Chip, 5 port router, Xilinx ISE 9.2i.

1. INTRODUCTION

As per Moore's law the density of chip doubles every 18 months, so the parameters of a single chip get affected due to increase of processing elements on a chip. NOC is a packet switched on-chip data transfer network that solves challenges faced by SOC of bus based communication. The basic ingredients of NOC are topology which defines the communication architecture, routing technique which decides how the data is routed from sender to receiver, routers and switching technique which determines when the data flow through the routers.

NOC used only point to point wires for all network sizes and it increases the utilization of wires. The focus of paper is design of Network on chip five port routers. The effective on chip communication is achieved by router's routing functionality and efficient arbitration [1]. The main goal of this paper is the design of power and area efficient on chip router.

2. ROUTER BASICS

Advanced fabrication technologies and scaling have made it possible to integrate a large number of processor cores onto a single die, allowing us to obtain an entire Network-on-Chip (NoC). An example of a NoC with DRAM memory controllers and Dual Inline Memory Modules are shown in Fig 1, where a system consisting of 16 cores is shown. Arriving data is stored at the input buffers, which are divided into Virtual Channels (VC) to prevent deadlock and increase throughput. The VC allocator selects one VC for each input, and the switch allocator decides where each input will be routed to at the output port.




Fig 1: Network on chip-Router

3. BLOCK DIAGRAM OF 5 PORT ROUTER




Fig 2: Block diagram of 5 port router

Source Code Written in Verilog

```

1 timescale 1ns / 1ps
2 //////////////////////////////////////////////////
3 // Company: APPA INSTITUTE OF ENGINEERING & TECHNOLOGY
4 // by SOMAHEKHAR Under the Guidance Asst.prof.REKHA S
5 // Project Name:5port router
6 //////////////////////////////////////////////////
7 // Router 5x5 128b
8 //////////////////////////////////////////////////
9
10 `define portwidth 128
11 module router5x5_xbar_128b(clk, in1, in2, in3, in4, in5, sel1, sel2, sel3, sel4,
12     sel5, out1, out2, out3, out4, out5);
13
14 input clk;
15 input [portwidth-1:0] in1, in2, in3, in4, in5;
16 input [4:0] sel1, sel2, sel3, sel4, sel5;
17 output [portwidth-1:0] out1, out2, out3, out4, out5;
18 always @(posedge clk)
19 begin
20 case(sel1)
21 5'b00001: out1 <= in1;
22 5'b00010: out1 <= in2;
23 5'b00100: out1 <= in3;
24 5'b01000: out1 <= in4;
25 5'b10000: out1 <= in5;
26 default: out1 <= out1;
27 endcase
28 case(sel2)
29 5'b00001: out2 <= in1;
30 5'b00010: out2 <= in2;
31 5'b00100: out2 <= in3;
32 5'b01000: out2 <= in4;
33 5'b10000: out2 <= in5;
34 default: out2 <= out2;
35 endcase
36 case(sel3)
37 5'b00001: out3 <= in1;
38 5'b00010: out3 <= in2;
39 5'b00100: out3 <= in3;
40 5'b01000: out3 <= in4;
41 5'b10000: out3 <= in5;
42 default: out3 <= out3;
43 endcase
44 case(sel4)
45 5'b00001: out4 <= in1;
46 5'b00010: out4 <= in2;
47 5'b00100: out4 <= in3;
48 5'b01000: out4 <= in4;
49 5'b10000: out4 <= in5;
50 default: out4 <= out4;
51 endcase
52 case(sel5)
53 5'b00001: out5 <= in1;
54 5'b00010: out5 <= in2;
55 5'b00100: out5 <= in3;
56 5'b01000: out5 <= in4;
57 5'b10000: out5 <= in5;
58 default: out5 <= out5;
59 endcase
60 end

```





Fig 3: Schematic of 5 port router

4. SIMULATION RESULTS



5. CONCLUSIONS

The proposed design of 5 port router is simulated and synthesized in Xilinx ISE 9.2i and the source code is written in Verilog. This proposed design has high speed and less delay.

ACKNOWLEDGEMENTS

I thankful to his Holiness Poojya Dr. Sharanabasaweshwar Appa, Mahadasoha Peethadhipati, Sharanabasaweshwar Samsthana, Gulbarga President, Sharanabasaweshwar Vidhya Vardhak Sangha, Gulbarga. And also thankful to Principal, Dean AIET Gulbarga

REFERENCES

- [1]. P.B.Domkondwar and Dr. D.S.Chaudhari, "Implementation of Five Port Router Architecture Using VHDL" IJARCSSE Volume 1, Issue 3, May 2012.
- [2]. P. Kaveri, G.R.K.Prasad, FazalNoorbasha "Router design using cadence encounter" IJRTE, May 2013.
- [3]. BhavanP.Shrivastava, KavitaKhare "Design of improved routers for network on chip" IJCTT, sep 2013.
- [4]. B. Attia, W. Chouchene, A. Zitouni, N. Abid, and R. Tourki, "A Modular Router Architecture Design For Network on Chip" 8th International Multi-Conference on Systems, Signals & Devices 2011.
- [5]. M. Sood and V. Tiwari "Performance Evaluation of Noc Router Architecture by Using VHDL" Vol-II No. 2 pages 154-158, Oct-2010Jan-2011.