

in oscillation frequency to the percentage change in supply voltage. Supply sensitivity decreases with increase in frequency. At higher operating frequencies, sensitivity falls below zero to a negative value[1].

LC Oscillator based VCO has high frequency and phase stability but harder to integrate in ICs and occupies more area. Tuning range is also very less. However, they are very less sensitive to supply voltage because their oscillation frequency depends on inductor and varactor [7]. Relaxation oscillator based VCOs require only single reactive element to make oscillations. These can be easily fabricated as ICs. Even though these types of VCOs have wide tuning range, they cannot generate pure sinewaves. At high frequencies, they have poor frequency stability and phase noise is also high [5]. Ring oscillator based VCOs are easy to integrate in ICs [3]. CMOS VCO based on a ring oscillator has positive supply voltage sensitivity for most of the operating frequencies [6]. So the output frequency increases as the supply voltage increases. But the frequency range is higher in CML based VCOs. The main advantage of Ring oscillator based VCOs are, they take up small layout area and the tuning range is wider compared to LC oscillator based VCOs. CMOS Ring oscillators based VCOs are slow compared to CML VCOs and susceptible to more jitter. In high speed circuits, differential signals are used so that a compact design and better noise immunity can be achieved. This principle is used in current mode logic circuits. Ring oscillator based CMOS VCOs are more sensitive to supply voltage compared to LC oscillator based VCOs. By adding a compensation circuit, supply sensitivity is greatly reduced. The purpose of compensation circuit is to make the VCO insensitive to supply voltage. By adding the compensation circuit at the end of each stage in delay cell, area is increased slightly and power consumption is also increased.

3. CIRCUIT DESCRIPTION

The proposed design contains 4 stage delay cells and a single delay stage is shown in figure 1, which is connected in cascade in order to make a ring oscillator based voltage controlled oscillator. At the end of each stage, compensation circuit is added to reduce the supply sensitivity. Compensation circuit is shown in Fig.2. In this circuit, the transistor drain voltages follow the variations of Vdd, the current Icomp also increases as does gm in M5 & M6. Thus the differential admittance of the compensation circuit becomes more negative as Vdd increases. If this circuit is connected in parallel with a CML delay cell, it could thus provide compensation for the supply variation. A shorter delay is realized by transistor M1 and M2 while a longer delay is realized by resistors R3 & R4 with transistors M3 & M4. The overall delay is tuned with V+-V- which realizes a weighted sum of the faster and slower delays, while keeping the power and amplitude constant. By varying the supply voltage and control voltage (Vctrl), the output frequency is varied. Vctrl is applied to transistor M10. It has a

wide tuning range from 0.7 to 1.8 V. The typical values of the resistors and transistors are given in the table 1.

Table 1.Component values

Transistors	(W/L) all μm	Resistors	In Ω
M1-M4	2.4/0.18	R1-R2	400
M5-M6	34/0.18	R3-R4	1000
M7-M8	1.7/0.18		
M9	13/3.6		
M10	72/3.6		

4. RESULTS AND DISCUSSIONS

The VCO using current mode logic was simulated using Advanced Design System (ADS). Fig 3 shows the simulated gain of the design and Fig 5 shows the simulation results of the input return loss of the proposed design. Fig 4 shows the transient response of the VCO. Table 2 gives the sensitivity analysis of the proposed design.




Fig. 2 Compensation circuit




Fig 3 Simulated input return loss (S11) of proposed design

Table 2 Sensitivity Analysis of the proposed design

Sens Variable	Norm_vo	Optim1_vo
Supply voltage	0.976	0.966




Fig 4 Transient response of the proposed circuit




Fig 5 Simulated gain (S21) of proposed design

Table 3 Performance summary and comparison with other CML circuits.

	Supply Voltage (V)	Frequency Range (in GHz)	Power Dissipation (mW)	Normalised Sensitivity	Optimum Sensitivity
[3] Ring Oscillator	1.8	2.2-2.7	10.1	1.002	0.991
This work (VCO)	1.8	2-2.5	5.56	0.976	0.966
[1] Ring oscillator (without compensation)	1.8	2.2-2.7	10.1	2	1

5. CONCLUSIONS

In this paper, a Voltage Controlled Oscillator using current mode logic was designed using 0.18µm CMOS technology. It has a wide tuning range from 0.7 to 1.8V and the frequency varies from 2 -2.5 GHz.

REFERENCES

[1]. Xiaoyan Gui, M.M.Green, "Design of CML Ring oscillators with low supply sensitivity", in IEEE transactions on circuits and systems, July 2013.
 [2]. P.Hsieh, J.Maxey and C.K.Yang, "Minimizing the supply sensitivity of CMOS Ring oscillators by jointly biasing the supply and control voltage", in Proc. Custom Integr. Circuit Conf. 2008.
 [3]. X.Gui, M.M.Green, "High speed CMOS ring oscillators with low supply sensitivity", in IEEE Proc. Custom Integr. Circuit conf. 2010.
 [4]. M.Tiebout, Low power VCO design in CMOS: Springer, 2005.
 [5]. K.Iravani, G.Miller, "VCOs with very low sensitivity to noise on the power supply", IEEE CIC, 1998.

[6]. I.-C.Hwang, C.Kim and S.M.Kang, "A CMOS self regulating VCO with low supply sensitivity", IEEE J.Solid State Circuits, vol-39, pp.42-48, Jan 2004.
 [7]. V.Kratyuk, I.Vytyaz, U.K.Moon, K.Mayaram, "Analysis of supply and ground noise sensitivity in Ring and LC oscillators", IEEE, 2005.
 [8] N.Retdian, S.Takagi, N.Fujii "Voltage controlled oscillator with wide tuning range and fast voltage swing".
 [9]T.H.Lee, " The design of CMOS Radio-Frequency Integrated Circuits", Cambridge university Press, 2004.