STUDY AND IMPLEMENTATION OF COMPARATOR IN CMOS 50NM TECHNOLOGY

Dharmendra B. Mavani¹, Arun B. Nandurbarkar²

¹M.E, ²Associate Professor, Department of Electronics & Communication, L.D. College of Engineering, Gujarat, India

Abstract
This paper describes the comparator circuits used in FLASH Analog to digital converter (ADC). The performance of FLASH ADC is greatly influenced by the choice of comparator. In this paper, first a single ended “Threshold Inverter Quantizer” (TIQ) is presented. The TIQ comparator is based on a CMOS inverter cell, in which voltage transfer characteristics (VTC) are changed by systematic transistor sizing. However, TIQ comparator is very sensitive to power supply noise. Another comparator circuit presented in this paper is “Two stage open loop comparator”. It is implemented in 50 nm CMOS Technology. Pre-simulation of comparator is done in LT-Spice and post layout simulation is done in Microwind 3.1.

Keywords: CMOS, Comparator, TIQ (Threshold Inverter Quantizer), LT-Spice.

1. INTRODUCTION
The comparator is a circuit that compares one analog signal with another analog signal or a reference voltage and outputs a binary signal based on the comparison [1,2]. Comparator is the “Heart” of the Analog to digital converter. The comparator is basically a 1-bit analog-to-digital converter. Fig. 1 shows general block diagram and Fig. 2 shows symbol of comparator.

Fig -1: Block diagram of a comparator

Fig -2: Symbol of a comparator

The comparator is a critical part of almost all kind of analog-to-digital (ADC) converters. Depending on the type and architecture of the comparator, the comparator can have significant impact on the performance of the target application. The speed and resolution of an ADC is directly affected by the comparator input offset voltage, the delay and input signal range. Some basic applications of comparators are analog-to-digital conversion, function generation, signal detection and neural networks etc.

The following study gives an overview of some of the different comparator topologies examined during the pre-study. Here, first TIQ comparator is described. TIQ comparator has single ended input and reference voltages are changed where there is a noise in the power supply voltage. Then Two stage open loop comparator is presented in this paper.

This paper is organized into four sections. Section 2 deals with the design of TIQ comparator. Section 3 discuss “Two stage open loop comparator” and section 4 gives simulation results of the two stage open loop comparator.

2. TIQ COMPARATOR
The use of two cascading inverters as a voltage comparator is the reason for the technique's name. The voltage comparators compare the input voltage with internal reference voltages, which are determined by the transistor sizes of the inverters. Hence, we do not need the resistor ladder circuit used in a conventional flash ADC. Comparator's role is to convert an input voltage (Vin) into a logic 1 or 0 by comparing a reference voltage (Vref) with the Vin. If Vin is greater than Vref, the output of the comparator is 1, otherwise 0. The TIQ comparator uses two cascading CMOS inverters as a comparator for high speed and low power consumption as shown in Fig. 3.
The inverter threshold ($V_m$) is defined as the $V_{in} = V_{out}$ in the Voltage Transfer Characteristics (VTC) of an inverter as shown in Fig. 4. We can set inverter threshold voltage from following equation:

$$V_m = \frac{r(V_{dd}+|V_{tp}|)+V_{tn}}{1+r}$$

with $r = (k_p/k_n)^{1/2}$

However, to use the CMOS inverter as a voltage comparator, we should check the sensitivity of $V_m$ to other parameters, which are ignored for correct operation of the TIQ comparator. In a mixed-signal design, the ignored parameters - threshold voltages of both transistors, electron and hole mobility, and power supply voltage - are not fixed at a constant value. There are some main disadvantages of the TIQ approach:

1. It is a single-ended structure.
2. It requires a separate reference power supply voltage for analog part only due to poor power supply rejection ratio.
3. It has slight changes in linearity measures (DNL, INL) and the maximum analog input signal range due to process parameter variations. These problems can easily be handled by front end signal conditioning circuitry.
4. It requires a S/H at the analog input to increase the performance and to reduce the power consumption during metastable stage.

### 3. Two Stage Open Loop Comparator

In previous section, we have seen comparator circuits which generates references voltages internally based on transistor size. Now, in this section, we will study about two stage open loop comparator circuit which has two differential inputs. This comparator consists input stage, differential amplifier and output stage as shown in Fig. 5. The advantage of this circuit is that the circuit consumes minimal number of transistor and thus the circuit area is small [5].
makes an excellent implementation of the comparator. A
simplifications occurs because comparator will generally be
used in an open loop mode and therefore it is not necessary to
compensate the comparator. In fact, it is preferred not to
compensate the comparator so that it has the large bandwidth
possible, which will give a faster response.

The first item of interest is the values of VOH and VOL for
the two stage comparator. Since the output stage is a current-
sink inverter, maximum output voltage can be expressed as,

\[ V_{\text{OUT}} = V_{DD} \cdot (V_{DD}-V_{GG} \cdot |V_{TP}|)^{\frac{1}{1-\frac{1}{\beta(V_{DD}-V_{GG} \cdot |V_{TP}|^{2})}} + \frac{8I_{D}}{\beta(V_{DD}-V_{GG} \cdot |V_{TP}|)^{2}}} \]

The minimum output voltage is

\[ \text{VOL} = \text{VSS} \]

We can design two stage open loop comparator from
following formulas:

- \( \frac{W_{6}}{L_{6}} = \frac{2I_{6}}{V_{DD} \cdot V_{GG} (\text{min}) \cdot |V_{TP}|} \)
- \( \frac{W_{7}}{L_{7}} = \frac{2I_{7}}{V_{DD} \cdot V_{GG} (\text{min}) \cdot |V_{TP}|} \)
- \( \frac{W_{3}}{L_{3}} = \frac{W_{4}}{L_{4}} = \frac{I_{5}}{V_{DD} \cdot V_{GG} (\text{min}) \cdot |V_{TP}|} \)
- \( \frac{W_{1}}{L_{1}} = \frac{W_{2}}{L_{2}} = \frac{g_{m1}^{2}}{V_{DD} \cdot V_{GG} (\text{min}) \cdot |V_{TP}|} \)

Where, \( I_{6} = I_{7} = \frac{(P_{il})^{*} C_{il} \cdot (\lambda n + \lambda p)}{m_{p}} \)

\[ |P_{il}| = \frac{1}{(t_{p})^{*} (m k)^{1/2}} \]

\[ I_{s} = \frac{(2 \cdot \gamma_{s}) C_{il}}{C_{il}} \]

4. SIMULATION RESULTS

In this section, the functional and post-layout simulation
results of the two stage open loop comparator have been
presented. There are two parts of result. First, functional
simulation of comparator is done in LT-Spice software using
50 nm CMOS technology. Then, post-layout of comparator is
done in Microwind 3.1 using 50 nm CMOS technology.

4.1 Functional Simulation

Table 1 denotes the short-channel MOSFET parameters for
general analog design with a scale factor of 50 nm (scale=50e-9).
In Fig. 5, a proposed comparator circuit is shown. The
frequency of the analog signal input is varied in the way that
the minimal propagation time delay is obtained. For the
functionality purpose as shown in Fig. 6(a), the reference
voltage, Vref is set to 0.8V and the supply voltage is 1.1V. As
illustrated in Fig. 6(a), if the input voltage is higher than 0.8V,
the output of comparator is high and vice versa. Same way, in
Fig. 6(b), Vref is set to 0.4V.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>NMOS</th>
<th>PMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bias Current, ( I_{D} )</td>
<td>10( \mu )A</td>
<td>10( \mu )A</td>
</tr>
<tr>
<td>( V_{DS,sat} ) and ( V_{SD,sat} )</td>
<td>50 mV</td>
<td>50 mV</td>
</tr>
<tr>
<td>( V_{GS} ) and ( V_{SG} )</td>
<td>350 mV</td>
<td>350 mV</td>
</tr>
<tr>
<td>( V_{THN} ) and ( V_{THP} )</td>
<td>280 mV</td>
<td>280 mV</td>
</tr>
<tr>
<td>( v_{satn} ) and ( v_{satp} )</td>
<td>( 110 \times 10^{3} ) m/s</td>
<td>( 90 \times 10^{3} ) m/s</td>
</tr>
<tr>
<td>( T_{ox} )</td>
<td>14( \mu )A</td>
<td>14( \mu )A</td>
</tr>
<tr>
<td>( C_{ox}^{*} )</td>
<td>25 ( \text{fF/} \mu \text{m}^{2} )</td>
<td>25 ( \text{fF/} \mu \text{m}^{2} )</td>
</tr>
</tbody>
</table>

![Fig 6](http://www.ijret.org)
4.2 Layout of Comparator
Since, the design automation for analog and mixed signal circuits has not evolved as much as its digital counterpart; thereby designers are often forced to do the full-custom designs. Thus it is still a designer's experience that produces effective transistor sizing and layout strategies. A fully systematic approach for producing an optimal analog layout is something that is still under development. The layout of the Comparator is done with the primary objective of reducing the area overhead to an optimum level, while maintaining a simplistic approach. Fig. 7 shows layout of proposed comparator using 50 nm with 0.7V power supply. For the functionality purpose as shown in Fig. 8, the reference voltage, Vref is set to 0.5V. As illustrated in Fig. 8, if the input voltage is higher than 0.5V, the output of comparator is high and vice versa [9].

5. CONCLUSIONS
In this paper, a comparator circuit is proposed. There are some disadvantages of TIQ comparator in some applications as stated in section 2. Two stage open loop comparator is presented using 50nm CMOS technology. This architecture can be extended to medium-to-high resolution applications because the simplicity of the circuit. Comparator is a main part of flash ADC. As a future work, we can design low power flash ADC using this comparator design.

REFERENCES